# **PQLab**

## PRIMARIUS


#### **Advanced PDK Verification Platform**

#### Introduction


PQLab is an advanced PDK (Process Design Kit) verification platform. As the semiconductor manufacturing technology continues scaling down to smaller geometries, PDK complexity increases rapidly. PDK validation becomes much more complicated than ever before, while taking more time.

Primarius has developed POLab as a complete solution based on years of experiences in advanced PDK development and verification to address this challenge.


PQLab is an automated QA software for PDKs, featuring a multitude of qualification mechanisms of PDK integrity, including technology files, PCell CDF and PCell physical verification (DRC & LVS). PQLab supports PDK verification for planar process (0.18um to 22nm) and FinFET process (16nm to 5nm), covering applications in digital logic, analog, high voltage, and RF circuits. PQLab helps foundries' PDK engineers ensure PDK quality, enabling IC designers to easily analyze and qualify foundry PDKs and benchmark between different PDK versions and design flows.



### **Specifications**



- Test pattern generation automation
- Automatically generates the test patterns for DRC, LVS, CDF, and other PDK components
- Supports CDF verification
- CDF Spec, CDF Callbacks, CDF Parameter and SPICE Model parameter consistency inspection
- Supports DRC/LVS verification
- Intelligently auto-generates the minimal set of DRC and LVS inspection test patterns to ensure proper PDK functionality for all PCell parameter combinations.
- Supports comprehensive simulation
- Ensure the PDK output consistency through automatic comparison between pre-layout and post-layout simulations
- Supports comparison of the results from different combinations of the SPICE model, LVS and PE.
- Supports DC OP back-annotation function verification
- Supports PCell input variable function verification



#### **Key Advantages**

Versatility

Supports the PDK format and EDA tools of mainstream Foundries

- Completenes
- Supports PCell validation and different flows like Calibre LVS+
- Full coverage of QA patterns with complete QA reports
- Supports various combinations of different models, LVS, and PEX
- Automation

Highly-integrated automation PDK QA environment

Built-in pattern generation module for each PDK component

Flexibility

Supports test pattern user customization


PDK OA Setting GUI

The existing PDK QA setting could be re-used in a future project.

#### **Applications**

- Foundry PDK development and verification
- Fabless & IP vendor evaluation and verification of foundries' process

# **Application Examples**



R4.40 2033-36					≥ Spectre Table Data				_ 0 )
					Range(%)		Update		
Brad Woder X			out Vet	age Cur	rent(Pre1)	Current(Post1)	Error		
	M THOSE & CHROCK THOUGHTS THOUGHTS				4.93	37097135502146-4	4.87829328875746-4	1.19%	
	M D ro. X (mester) D range D range			0.94	4.95	55692900441766-4	4.8966427199533E-4	1.19%	
9000	whenator	freebench	Category	0.95	4.97	M22893616912E-4	4.914932765149136-4	1.19%	
elber 0.	Calles SAC rule for succes.	Grouphyth, 3	Seneral	0.96		9270702311214E-4	4.9331652234121E-4	1.19%	
de R.	Califor DRC faled name 18 Space Salassa 186 or 887/198 or 4 m 15	Own Start 2, dor, 1	General	0.97		11128850922455.4	4.951341801742946-4	1.19%	
	- Topace between (AA or AACOR) is <= 10 DRC chock maximum 571 adds. DRC door check chis comer 30,888 majon an defined in re-	044,595,853,	Celevated	0.96		19496024044026-4	4.969464120719636-4	1.19%	
	Maximum containing rectangle of UDB is 50°50	Own, 504(2,8)(1,	Cathridge	0.95	5.04	781006692645E-4	4.90753371977691E-4	1.19%	
(49)	Chander area size at the chip comer is T4. The chip-edge i All layers include BORDER(1310) should not interset with an			1.0		5607242891468E-4	5.005552062152766-4	1.19%	
	Suite 1. The CRC executes this section rule check on below.  Note 2. This rule section only appreciate those drips that he have 3 is come for the building block level design, or the P.	0x14,5x4,2,6x,1,	California	1.01		34284488843676-4 32447559364665-4	5.02352053953079E-4 5.04144047640546E-4	120%	
		Out 8 Set 2 do 1	Cetterating						
000,5	Besigner treatment additional (CHREGOS) to dufine this business of the property of the propert	OWN THAT JOKEL	CHRHOTC	1.03		1056289102847E-4 1863167615073E-4	5.059313134195256-4	120%	
	anto minimum enclosed area is \$ 660	Own Start 2 doi: 1 -	CHEMBE	1.05		66655052478526-4	5.094921365926775.4	1.20%	
4	ME minimum area (The WET connected area apply SMMR c.	Owick Start 2 arc 1	Cettrates						
Q4	Nazimum RI area of merged los density strolous must fel-			1.06		7463410668136E-4	5.11265918129422E-4	1.20%	
	The defection of the density and on souther size \$5,40°CE. (C) Resimum area of marged the density window <= 6500.	04X394Z4K,1,		1.03	5.19	2569877688116-4	5.130354207253916-4	1.20%	
	\$5 Maximum area of merged low density window on \$558.		Caldivideo	1.06		1046335988726E-4	5.148007444332676-4	1.20%	
	DRC only check the region with walth of piterbing window			1.09	5.22	831550620968E-4	5.165619050621546-4	1.20%	
,15	Resimum RD area of manged lost density windows must fell.			2.1	5.24	612723111128-4	5.183267629010276-4	1.20%	